Please use this identifier to cite or link to this item: http://ddms.usim.edu.my:80/jspui/handle/123456789/9208
Title: Implementation of multi-class shared buffer with finite memory size
Authors: A.A.A., Rahman,
K., Seman,
K., Saadan,
A., Azman,
Keywords: architecture design
finite memory size
FPGA
multi-class
Shared buffer
Issue Date: 2011
Abstract: High packet network have become an essential in modern multimedia communication. Shared buffer is commonly used to utilize the buffer in the switch. In this paper, we analyse the performance of shared buffer with different memory sizes. The architecture of the multi-class shared buffer is developed for 16x16 ports switch that is targeted in Xilinx FPGA. The performance of the multi-class shared buffer switch is analysed in term of throughput and mean delay. Based on the simulation with different memory sizes, it is observed that the optimum selection of memory size under uniform traffic depends on the maximum traffic load of the switch. © 2011 IEEE.
URI: http://ddms.usim.edu.my/handle/123456789/9208
ISBN: 9781-4577-0388-1
Appears in Collections:17th Asia-Pacific Conference on Communications, APCC 2011

Files in This Item:
File Description SizeFormat 
Implementation of multi-class shared buffer with finite memory size.pdf181.19 kBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.